Abstract: Synchronization of large acquisition bandwidth brings great challenges to the traditional second-order phase-locked loop (PLL). To address the contradiction between acquisition bandwidth and noise suppression capability of the traditional PLL, a new second-order PLL coupled with a nonlinear element is proposed. The proposed nonlinear second-order PLL regulates the loop noise bandwidth adaptively by the nonlinear module. When a large input-output phase error occurs, this PLL reduces the frequency offset quickly by taking advantage of the large bandwidth. When the phase error is reduced by the loop control, the proposed PLL suppresses noises by using the small bandwidth to increase the tracking accuracy. Simulation results demonstrate that the tracking speed of the proposed PLL is increased considerably, and its acquisition bandwidth is increased to 18.8 kHz compared with that of the traditional second-order PLL (4 kHz).
Introduction
Phase-locked loop (PLL) is widely applied in synchronization of communication systems as a phase follow-up system [1] [2] [3] . Phase-locked loop is also extensively used in distribution grids and high-voltage DC transmission systems [4] [5] [6] . Compared with other orders of PLL, the second-order PLL is more preferred in actual engineering due to its absolute stability and easy implementation [7, 8] .
Although the large loop bandwidth can lock the loop quickly, the loop noise suppression capability declines. The loop is generally designed with a small bandwidth to realize normal operation of the PLL under low signal-to-noise ratio, but this loop has poor dynamic adaptability [9] [10] [11] . In this study, both noise rejection and fast locking performance are required aspects for the PLL with regard to the area of synchronous receiving highly dynamic telemetry or GPS signals. Additionally, PLL has wide applications in cellular networks for carrier synchronization, especially the D2D communications which support the cellular networks [12, 13] . In addition, the phase-locked loop is extensively applicable in image/video and signal processing fields for accurate signal synchronization [14] . Furthermore, the PLL also has a find application in real-time motion detection for automated video surveillance systems [15] . The applicability of the phase-locked loop in real applications is very extensive, especially in communication networks. However, an irreconcilable contradiction exists between the tracking speed and accuracy of the traditional second-order PLL, and this contradiction is an important consideration in engineering applications [6, 16] . Humphreys [17] analyzed the performance of PLL based on the Kalman filter in GPS under the influence of ionospheric scintillation. The PLL based on the Kalman filter can still maintain the locking state under serious scintillation (Scintillation index > 0.9) when the carrier-to-noise ratio decreases from 42 dB-Hz to 9 dB-Hz. The serious impacts of integral time on PLL based on the Kalman filter demand accurate processing and noise models. Nevertheless, these models are difficult to be acquired in special application environment and consume discriminator. Figure 1b presents the corresponding model of the second-order PLL. The phase discriminator is modeled as a multiplier. The loop filter is modeled as the corresponding transfer function, which is an ideal integrator. And, the voltage-controlled oscillator is modeled as an integrator. The oscillating frequency of the VCO is controlled by the output, namely the control voltage, of the loop filter. 
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where Ai is the amplitude of input signal, ωi is the angular frequency of input signal, Φi is the initial phase of input signal, and ni(t) is the sinusoidal input noise, i.e., tone interference, the amplitude of output signal of the PLL is
where Ao is the amplitude of input signal, ωo is the angular frequency of output signal, Φo is the phase of output signal, and Φn is the phase noise of the output signal. The state equations of traditional second-order PLL are constructed in accordance with Figure  1 . They are expressed as
In the state Equation (3), the PD in the PLL is modeled into a multiplying unit, and its gain is Kd. Sensitivity of the VCO is Ko. The amplitudes of the input and output signals are normalized into 1. K is the loop gain, and K = 1/2 × Kd × Ko. τ1 and τ2 are time constants of the ideal integral filter. Uc(t) is the control voltage of VCO.
In the state equations, the output signal phase of the traditional second-order PLL is completely determined by the output signal of the LP. Therefore, LP design is the key in the design of traditional PLL. After the LP design is completed, the bandwidth of traditional PLL is fixed. Given the large frequency offset of input and output signals and even dynamic frequency changes in the input signal (i.e., synchronous receiving highly dynamic GPS signals), the large loop bandwidth is required to Supposing the input signal of the PLL is
where A i is the amplitude of input signal, ω i is the angular frequency of input signal, φ i is the initial phase of input signal, and n i (t) is the sinusoidal input noise, i.e., tone interference, the amplitude of output signal of the PLL is
where A o is the amplitude of input signal, ω o is the angular frequency of output signal, φ o is the phase of output signal, and φ n is the phase noise of the output signal. The state equations of traditional second-order PLL are constructed in accordance with Figure 1 . They are expressed as
In the state Equation (3), the PD in the PLL is modeled into a multiplying unit, and its gain is K d . Sensitivity of the VCO is K o . The amplitudes of the input and output signals are normalized into 1. K is the loop gain, and K = 1/2 × K d × K o . τ 1 and τ 2 are time constants of the ideal integral filter. U c (t) is the control voltage of VCO.
In the state equations, the output signal phase of the traditional second-order PLL is completely determined by the output signal of the LP. Therefore, LP design is the key in the design of traditional PLL. After the LP design is completed, the bandwidth of traditional PLL is fixed. Given the large frequency offset of input and output signals and even dynamic frequency changes in the input signal (i.e., synchronous receiving highly dynamic GPS signals), the large loop bandwidth is required to increase the acquisition bandwidth to guarantee a satisfactory tracking speed. However, large loop bandwidth weakens noise suppression ability and reduces tracking accuracy, thereby influencing receiving and demodulation of GPS signals. However, if small loop bandwidth is used to suppress noises, then the requirements on tracking speed of large bandwidth cannot be met. Hence, Electronics 2018, 7, 346 4 of 11 an irreconcilable contradiction exists between the tracking speed and accuracy of the traditional PLL. To solve such contradiction, a new PLL coupled with a nonlinear element is proposed in Section 2.2.
New PLL Coupled with a Nonlinear Element
To solve the contradiction between the tracking speed and accuracy of traditional PLL, a nonlinear element is coupled into the traditional second-order PLL based on the nonlinear control idea. The proposed new PLL conduct adaptive regulation of output of LP to balance the tracking speed and accuracy of the PLL on the basis of the controlling effect of nonlinear element.
A large U c (t), which is caused by the large frequency-phase error, usually happens in the initial acquisition stage of the PLL control process. Therefore, the nonlinear element should enhance the control voltage of the VCO to reduce the frequency-phase error more rapidly. The frequency-phase error can gradually decrease, which causes a smaller U c (t), due to the feedback control effect. At this time, the nonlinear element must then decrease U c (t) as well as the input noise to improve the tracking accuracy in the tracking stage. Thus, a nonlinear element which consists of two piecewise linear segments is adopted to achieve the above described function. The new designed PLL structure is shown in Figure 2 .
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The nonlinear element is coupled to perform adaptive regulation on the loop noise bandwidth according to the input-output phase error. When a large phase error occurs, the proposed PLL reduces this phase error quickly by using a large loop bandwidth with high m h and small y*. When the phase error is decreased by the loop controlling effect, the method suppresses noises through the small bandwidth with small m l and large y* to realize accurate fast tracking.
The state equations of the new nonlinear second-order PLL are constructed in accordance with Figure 2 .
It is widely known that the traditional second-order PLL is unconditionally stable which is not related to the loop gain. The addition of the nonlinear element realizes the adaptive adjustment of the loop gain. Then, the nonlinear element will not affect the stability of the entire loop. And, the loop gain, namely K, is adaptively adjusted with the frequency-phase error due to the addition of the nonlinear element. Thus, the corresponding transfer function of the small signal model of the proposed PLL cannot be represented by a uniform expression. However, the input-output phase error of the new PLL can be calculated by solving the above-mentioned state equations (numerical method). The results can be used to analyze the PLL performance.
Design of the Nonlinear Element Parameters
A few classical simulations are implemented to find the relationship between the performance of the nonlinear second-order PLL and the parameters of the nonlinear element. Moreover, on the basis of the relationship obtained from the simulation results, an algorithm is proposed to solve the optimal parameters of the nonlinear element N. The simulations are carried out as follows: a specific parameter of the nonlinear element is chosen to be three typical values while the other two parameters remain unchanged. First, the parameter m l selects as 1, 4, and 7 respectively, while y* is 0.05 and m h is 4. The simulation result is presented in Figure 4 . Then, the parameter m h is chosen to be 1, 4, and 7 respectively, while the other two remains unchanged, the corresponding value of y* selects as 0 and m l as 1. And, the simulation result is shown in Figure 5 . The other simulation parameters of the loop are: the eigenfrequency of the VCO is set ω o = 2π × 2 × 10 5 rad/s, the input angular frequency of the PLL is ω i = 2π × 1.99 × 10 5 rad/s, the input noise is n i = 0.01 × sin(1 × 10 4 × t), and the gain of PD is K d = 1 V. The LP parameters are τ 1 = 500 × 10 −6 and τ 2 = 50 × 10 −6 . The sensitivity and sampling frequency of VCO are K o = 1.3 × 10 5 rad/(s V) and f s = 1 × 10 6 Hz, respectively. The cut-off frequency of the LPF is α = 1 × 10 6 Hz, and the simulation time is 3 ms.
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As depicted in Figures 4 and 5 , the tracking speed of the PLL increases with m l and m h . In other words, the proposed PLL needs less time to achieve stable phase tracking (the phase error converges to zero) when the two parameters increase. However, the ability to suppress input noise deteriorations as the two parameters increase and the stable phase error jitters more intensely, which can be easily seen from Figures 4 and 5 .
The third parameter y* selects as 0, 0.05, and 0.5 respectively while m l is 1 and m h is 4. The simulation result is presented in Figure 6 . It can be seen that the tracking speed of the PLL decreases when y* increases. Nevertheless, the ability to suppress the input noise is improved. 6 Hz, respectively. The cutoff frequency of the LPF is α = 1 × 10 6 Hz, and the simulation time is 3 ms.
As depicted in Figures 4 and 5 , the tracking speed of the PLL increases with ml and mh. In other words, the proposed PLL needs less time to achieve stable phase tracking (the phase error converges to zero) when the two parameters increase. However, the ability to suppress input noise deteriorations as the two parameters increase and the stable phase error jitters more intensely, which can be easily seen from Figures 4 and 5 .
The third parameter y* selects as 0, 0.05, and 0.5 respectively while ml is 1 and mh is 4. The simulation result is presented in Figure 6 . It can be seen that the tracking speed of the PLL decreases when y* increases. Nevertheless, the ability to suppress the input noise is improved. selects as 0 and ml as 1. And, the simulation result is shown in Figure 5 . 6 Hz, respectively. The cutoff frequency of the LPF is α = 1 × 10 6 Hz, and the simulation time is 3 ms.
The third parameter y* selects as 0, 0.05, and 0.5 respectively while ml is 1 and mh is 4. The simulation result is presented in Figure 6 . It can be seen that the tracking speed of the PLL decreases when y* increases. Nevertheless, the ability to suppress the input noise is improved. The three parameters are mutually constrained to jointly determine the comprehensive performance of the loop. On the basis of the analytical and simulation results, the fast locking performance is determined by the tracking speed and the noise reduction ability can be determined by the standard deviation of the frequency-phase error. Therefore, a new algorithm is proposed to The three parameters are mutually constrained to jointly determine the comprehensive performance of the loop. On the basis of the analytical and simulation results, the fast locking performance is determined by the tracking speed and the noise reduction ability can be determined by the standard deviation of the frequency-phase error. Therefore, a new algorithm is proposed to solve the optimal parameters of the nonlinear element N. The final object function is constructed, which uses the minimum product of the locking time t*, namely the phase error when t ≥ t* is less than 30 • and the standard deviation of the phase error as a target solution, as shown as in Equation (13).
The process of algorithm is as follows:
Step 1: In the numerical simulation process, dynamically select y* according to the output of the loop filter.
Step 2: Determine the dynamic range of the two segments slopes of the nonlinear element. In this paper, the settings of the dynamic range are m h ∈ (1, 10) and m l ∈ (0, 0.9).
Step 3: Calculate t* when the loop is locked, namely when phase_error(t ≥ t*) ≤ 30 • , then calculate the standard deviation of the phase error.
Step 4: Calculate the object function based on the dynamic parameters of the nonlinear element.
Step 5: Repeat steps 1 through 4 and solve the object function, G = min(t*(y*,m l ,m h ) × std(phase_error(y*,m l ,m h ))).
The specific flow chart of the algorithm is shown in Figure 7 . Figure 6 . Phase error when y* changes.
The three parameters are mutually constrained to jointly determine the comprehensive performance of the loop. On the basis of the analytical and simulation results, the fast locking performance is determined by the tracking speed and the noise reduction ability can be determined by the standard deviation of the frequency-phase error. Therefore, a new algorithm is proposed to solve the optimal parameters of the nonlinear element N. The final object function is constructed, which uses the minimum product of the locking time t*, namely the phase error when t ≥ t* is less than 30° and the standard deviation of the phase error as a target solution, as shown as in Equation (13) . 
Step 2: Determine the dynamic range of the two segments slopes of the nonlinear element. In this paper, the settings of the dynamic range are mh ∈ (1, 10) and ml ∈ (0, 0.9).
Step 3: Calculate t* when the loop is locked, namely when phase_error(t ≥ t*) ≤ 30°, then calculate the standard deviation of the phase error.
Step 5: Repeat steps 1 through 4 and solve the object function, G = min(t*(y*,ml,mh) × std(phase_error(y*,ml,mh))).
The specific flow chart of the algorithm is shown in Figure 7 .
Step 2: Dynamically select the inflection point
Step 3: Determine the dynamic range of the two segments slopes
Step 4: Calculate t* and standard deviation of phase error
Step 5: Numerically calculate the object function
Step 1: Construct the final object function With the above proposed algorithm, the calculated result of the object function in every iteration is stored in a three-dimensional matrix. In addition, the minimum value of the three-dimensional matrix corresponds to the optimal solution of the three parameters considering the comprehensive performance of the loop. Finally, with the parameters of the loop in this paper, the optimal parameters of the nonlinear element solved by the proposed algorithm are y* = 0.05, m h = 5, and m l = 1.5 respectively. The performance test results of the nonlinear second-order PLL are presented in Section 3.
Simulation and Results
The eigenfrequency of the VCO is set ω o = 2π × 2 × 10 5 rad/s, and the gain of PD is K d = 1 V. The LP parameters are τ 1 = 500 × 10 −6 and τ 2 = 50 × 10 −6 . The sensitivity and sampling frequency of VCO are K o = 1.3 × 10 5 rad/(s V) and f s = 1 × 10 6 Hz, respectively. The cut-off frequency of the LPF is α = 1 × 10 6 Hz, and the simulation time is 3 ms. The nonlinear PLL (NPLL) is evaluated under two conditions: NPLL 1 : y* = 0.05, m l = 1.5, m h = 5; and NPLL 2 : y* = 0, m l = 0, m h = 5. The second situation can be viewed as an extreme condition in which the nonlinear element is a linear amplification structure.
Test condition 1: the input angular frequency and the input noises are ω o = 2π × 2 × 10 5 rad/s and n i = 0.01 × sin(1 × 10 4 × t). The input-output phase error of the new PLL under this condition is shown in Figure 8 . It can be seen that NPLL 1 and NPLL 2 can be locked more quickly than the traditional PLL. Given that the NPLL 2 is a linear amplification structure, it does not suppress noises through small m l in the end section, which determines its higher locking speed than that of NPLL 1 . In Figure 8b , the phase error of NPLL 2 fluctuates considerably, which weakens the noise suppression capability. Therefore, the linear amplification structure fails to solve the contraction between tracking speed and accuracy fundamentally. However, the phase error fluctuation of NPLL 1 is similar to that of the traditional PLL, indicating that NPLL 1 suppresses noises successively through the compression of m l in the end section. Meanwhile, the tracking speeds of NPLL are increased by the amplification effect of m h . This condition realizes a compromise between the tracking speed and accuracy of the traditional PLL.
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Test condition 1: the input angular frequency and the input noises are ωo = 2π × 2 × 10 5 rad/s and ni = 0.01 × sin(1 × 10 4 × t). The input-output phase error of the new PLL under this condition is shown in Figure 8 . It can be seen that NPLL1 and NPLL2 can be locked more quickly than the traditional PLL. Given that the NPLL2 is a linear amplification structure, it does not suppress noises through small ml in the end section, which determines its higher locking speed than that of NPLL1. In Figure 8b , the phase error of NPLL2 fluctuates considerably, which weakens the noise suppression capability. Therefore, the linear amplification structure fails to solve the contraction between tracking speed and accuracy fundamentally. However, the phase error fluctuation of NPLL1 is similar to that of the traditional PLL, indicating that NPLL1 suppresses noises successively through the compression of ml in the end section. Meanwhile, the tracking speeds of NPLL are increased by the amplification effect of mh. This condition realizes a compromise between the tracking speed and accuracy of the traditional PLL. Test condition 2: the input angular frequency of the PLL is ωo = 2π × 1.99 × 10 5 rad/s. Under this condition, the input-output frequency offset of PLL is 1 kHz, and the input noise is ni = 0.01 × sin (1 × 10 4 × t). The input-output phase error of PLL under this condition is shown in Figure 9 . Test condition 2: the input angular frequency of the PLL is ω o = 2π × 1.99 × 10 5 rad/s. Under this condition, the input-output frequency offset of PLL is 1 kHz, and the input noise is n i = 0.01 × sin (1 × 10 4 × t). The input-output phase error of PLL under this condition is shown in Figure 9 . Figure 9 shows that, when the input-output frequency offset is 1 kHz, NPLL1 and NPLL2 still can be locked more quickly than the traditional PLL. The phase error fluctuation amplitude of NPLL1 is equivalent to that of the traditional PLL, indicating the strong adaptation of the new PLL under large acquisition bandwidth.
Test condition 3: the input angular frequency of the PLL is ωo = 2π × 1.96 × 10 5 rad/s. Under this condition, the input-output frequency offset of the PLL is 4 kHz, and the input noise is ni = 0.01 × sin Figure 10 shows that, when the input-output frequency offset is 4 kHz, the traditional PLL develops a cycle-skipping phenomenon. Meanwhile, the NPLL1 and NPLL2 still can be locked successfully, indicating the stronger adaption of new PLL to the large acquisition bandwidth than that of traditional PLL.
In order to detail what sets the upper boundary limit on the frequency difference, multiple sets of simulations are implemented. The frequency difference, namely ∆f, is set to be 6 kHz, 6.2 kHz, 6.3 kHz, and 6.4 kHz, respectively for NPLL1. The corresponding frequency of NPLL2 is 18.7 kHz, 18.8 kHz, 18.9 kHz, and 19 kHz, respectively. Finally, the maximum acquisition bandwidths of NPLL1 and NPLL2 are compared with those of the traditional PLL. The simulation results are shown in Figure 11 . Figure 10 shows that, when the input-output frequency offset is 4 kHz, the traditional PLL develops a cycle-skipping phenomenon. Meanwhile, the NPLL 1 and NPLL 2 still can be locked successfully, indicating the stronger adaption of new PLL to the large acquisition bandwidth than that of traditional PLL.
In order to detail what sets the upper boundary limit on the frequency difference, multiple sets of simulations are implemented. The frequency difference, namely ∆f, is set to be 6 kHz, 6.2 kHz, 6.3 kHz, and 6.4 kHz, respectively for NPLL 1 . The corresponding frequency of NPLL 2 is 18.7 kHz, 18.8 kHz, 18.9 kHz, and 19 kHz, respectively. Finally, the maximum acquisition bandwidths of NPLL 1 and NPLL 2 are compared with those of the traditional PLL. The simulation results are shown in Figure 11 . Figure 11 . Phase error of PLL under different frequency offsets.
As the input-output frequency offset increases from 4 kHz to 6 kHz and then to 6.2 kHz, NPLL1 still can be locked successfully (arrow line of NPLL1 in Figure 11 ). However, a cycle-skipping phenomenon is developed when the input-output frequency offset increases to 6.3 kHz and above. The acquisition bandwidth of NPLL1 is increased to 6.2 kHz from 4 kHz of the traditional PLL. When As the input-output frequency offset increases from 4 kHz to 6 kHz and then to 6.2 kHz, NPLL 1 still can be locked successfully (arrow line of NPLL 1 in Figure 11 ). However, a cycle-skipping phenomenon is developed when the input-output frequency offset increases to 6.3 kHz and above. The acquisition bandwidth of NPLL 1 is increased to 6.2 kHz from 4 kHz of the traditional PLL. When the input-output frequency offset is increased to 18.8 kHz, NPLL 2 still can be locked successfully (arrow line of NPLL 2 in Figure 11 ). However, a cycle-skipping phenomenon is developed when the input-output frequency offset equals 18.9 kHz and above. The acquisition bandwidth of NPLL 2 is increased from 4 kHz to 18.8 kHz.
Discussion and Conclusions
This paper proposes a new second-order PLL structure coupled with one nonlinear element based on the nonlinear controlling idea. The proposed nonlinear second-order PLL conducts adaptive regulation of the loop bandwidth through the nonlinear element and balances between tracking speed and accuracy of traditional PLL. The results confirm that the new PLL not only can accelerate the tracking process, but also can increase the acquisition bandwidth by four times under some configuration of nonlinear element parameters compared with traditional PLL. The simulation results show the advantages of the new PLL. The proposed PLL changes the characteristics of the traditional second-order PLL itself to balance noise characteristics and fast locking performance. It will maintain good compatibility with the traditional communication systems because the proposal requires almost no additional cost. The improved PLL can be used to upgrade the traditional phase-locked receivers. The proposed new phase-locked loop will be able to adapt to large dynamic scenarios such as aerospace communications requisition and tracking, navigation, and energy harvest. Additionally, the proposal can be applied in cellular networks as well as real-time motion detection to improve the comprehensive performance of the modern communication networks. During practical applications in different fields, the parameters of the nonlinear components (e.g., turning point and slope) must be adjusted depending on the actual needs. 
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